EXHIBIT 041

"Integrated circuit and method for establishing transactions"

'9893 Patent Claim OnePlus Product Including Snapdragon System on Chip¹

4. A method for exchanging messages in an integrated circuit comprising a plurality of modules, the messages between the plurality of modules being exchanged via a network

Without conceding that the preamble of claim 4 of the '9893 Patent is limiting, the OnePlus 10T (hereinafter, the "OnePlus product") performs a method for exchanging messages in an integrated circuit comprising a plurality of modules, the messages between the plurality of modules being exchanged via a network, either literally or under the doctrine of equivalents.

The OnePlus product includes an integrated circuit. For example, the OnePlus product includes the Snapdragon 8+ Gen 1 Mobile Platform system on chip (hereinafter, the "Snapdragon SoC").



OnePlus 10T

Powered by Snapdragon 8+ Gen 1 Mobile Platform

OnePlus 10T 5G is the speed-leading flagship delivering ultimate performance. Driven relentlessly by the fastest charging in OnePlus history and the powerful Snapdragon 8+ Gen 1 mobile platform, this is a phone built to evolve beyond speed. It has Qualcomm FastConnect 6900 for premium Wi-Fi connectivity and a Kryo CPU for unbeatable performance.

https://www.qualcomm.com/snapdragon/device-finder/smartphones/oneplus-10t

¹ The OnePlus product is charted as a representative product made used, sold, offered for sale, and/or imported by OnePlus. The citations to evidence contained herein are illustrative and should not be understood to be limiting. The right is expressly reserved to rely upon additional or different evidence, or to rely on additional citations to the evidence cited already cited herein.

'9893 Patent Claim	OnePlus Product Including Snapdragon System on Chip ¹		
	Qualcomm Kryo CPU; Qualcom	a plurality of modules, for examp nm Hexagon Processor; and Platfo & Services, Secure Processing Ur	orm Security Foundations,
	Artificial Intelligence	Camera	CPU
	Qualcomm* Adreno" GPU Qualcomm* Kryo" CPU	Qualcomm Spectra* Image Signal Processor • Triple 18-bit ISPs	Kryo CPU Up to 3.2 GHz, with Arm Cortex-X2 technology
	Qualcomm® Hexagon® Processor • Fused AI Accelerator • Hexagon Tensor Accelerator	Up to 3.2 Gigapixels per Second computer vision ISP (CV-ISP) Up to 36 MP triple camera @ 30 FPS with Zero Shutter Lag	64-bit Architecture Visual Subsystem
	Hexagon Vector eXtensions Hexagon Scalar Accelerator Support for mix precision(INT8+INT16) Support for all precisions (INT8, INT16, FP16) Qualcomm* Sensing Hub	Up to 64+36 MP dual camera @ 30 FPS with Zero Shutter Lag Up to 108 MP single camera @ 30 FPS with Zero Shutter Lag Up to 200 Megapixel Photo Capture	Adreno GPU Vulkan* 1.1 API support HDR gaming (10-bit color depth, Rec. 2020 color gamut) Physically Based Rendering
		Rec. 2020 color gamut photo and video capture	Volumetric Rendering Adreno Frame Motion Engine
	5G Modem-RF System Snapdragon* X65 5G Modem-RF System	Up to 10-bit color depth photo and video capture 8K HDR Video Capture + 64 MP Photo Capture	API Support: OpenGL* ES 3.2, OpenCL* 2.0 FP, Vulkan 1.1
	5G mmWave and sub-6 GHz, standalone (SA) and non-standalone (NSA) modes, FDD, TDD	10-bit HEI ^C : HEIC photo capture, HEVC video capture Video Capture Formats: HDR10+, HDR10, HLG,	Hardware-accelerated H.265 and VP9 decoder
	Dynamic Spectrum Sharing mmWave: 8 carriers, 2x2 MIMO	Dolby Vision 8K HDR Video Capture @ 30 FPS	 HDR Playback Codec support for HDR10+, HDR10, HLG and Dolby Vision
	Sub-6 GHz: 4x4 MIMO	4K Video Capture @ 120 FPS	Security
	 Qualcomm* 5G PowerSave 2.0 	Slow-mo video capture at 720p @ 960 FPS	Platform Security Foundations, Trusted Execution
	· Qualcomm* Smart Transmit* 2.0 technology	Bokeh Engine for Video Capture	Environment & Services, Secure Processing Unit (SPU)
	Qualcomm* Wideband Envelope Tracking Qualcomm* Al-Enhanced Signal Boost	Video super resolution	Trust Management Engine
	Global 5G multi-SIM	Multi-frame Noise Reduction (MFNR)	Qualcomm* wireless edge services (WES) and premium security features
	Downlink: Up to 10 Gbps	Locally Motion Compensated Temporal Filtering Multi-Frame and triple exposure staggered/digital	Qualcomm* 3D Sonic Sensor and Qualcomm* 3D Sonic Max (fingerprint sensor)
	Multimode support: 5G NR, LTE including CBRS, WCDMA, HSPA, CDMA 1x, EV-DO, GSM/EDGE	overlap HDR dual-sensor support Al-based face detection, auto-focus, and	Qualcomm* Type-1 Hypervisor

'9893 Patent Claim	OnePlus Product Including Sna	pdragon System on Chip ¹	
	Wi-Fi & Bluetooth®	auto-exposure	Charging
	Qualcomm* FastConnect* 6900 System • Wi-Fi Standards: Wi-Fi 6E, Wi-Fi 6 (802.11ax), • Wi-Fi 5 (802.11ac), 802.11a/b/g/n • Wi-Fi Spectral Bands: 24 GHz, 5 GHz, 6 GHz	Audio	Qualcomm ^a Quick Charge ^a 5 Technology
		Qualcomm Aqstic" audio codec (WCD9385)	
		New Qualcomm Agstic smart speaker amplifier	Location
	Peak speed: 3.6 Gbps	(WSA8835) Total Harmonic Distortion + Noise (THD+N), Playback:	GPS, Glonass, BeiDou, Galileo, QZSS, NavlC capable
	Channel Bandwidth: 20/40/80/160 MHz	-108dB	Dual Frequency GNSS (L1/L5)
	8-stream sounding (for 8x8 MU-MIMO) MIMO Configuration: 2x2 (2-stream)	Qualcomm [®] Audio and Voice Communication Suite	Sensor-Assisted Positioning
	MU-MIMO (Uplink & Downlink)	District	Urban pedestrian navigation with
	· 4K QAM	Display	sidewalk accuracy Global freeway lane-level vehicle navigation
	OFDMA (Uplink & Downlink)	On-Device Display Support: • 4K @ 60 Hz	SHOWER THE STATE OF THE STATE O
	 4-Stream (2x2 + 2x2) Dual Band Simultaneous (DBS) Wi-Fi Security: WPA3-Enterprise, WPA3- Enhanced 	• 4K @ 60 Hz • QHD+ @ 144 Hz	Memory
	Open, WPA3 Easy Connect, WPA3-Personal	Maximum External Display Support:	Support for LP-DDR5 memory up to 3200 MHz
	Integrated Bluetooth	up to 4K @ 60 Hz	Memory Density: up to 16 GB
	Bluetooth Features: Bluetooth* 5.3, LE Audio, Dual	10-bit color depth, Rec. 2020 color gamut	
	Bluetooth antennas Bluetooth audio: Snapdragon Sound" Technology	HDR10 and HDR10+	General Specifications
	with support for Qualcomm" aptX" Voice, aptX	/oice, aptX	Full Suite of Snapdragon Elite Gaming" features
Lossless, aptX Adaptive, and LE audio	Lossless, aptX Adaptive, and LE audio		4 nm Process Technology
			USB Version 3.1; USB Type-C Support Part Number: SM8475
	Certain optional features available subject to Carrier and OEM selection for an additional features are properly as the comparison of the Carrier and OEM selection for an additional features are properly as the comparison of the Carrier of Ca	ye Quickomm Smort Tercentit, Qualcomm Widebond Envelope Tacking, Qualcomm Al Enh Jone Max, Qualcomm Fast Connect, Snapdingon Sound, Qualcomm aptX, Snapdingon Ethologies Inc. and for its subsidiarios. advagon Sound Kiya, Smort Tercenti, Qualcomm Spectra, Qualcomm Aquita, Snapdingon Su content/dam/qcomm-martech/d entent/dam/product-Brief.pdf In the OnePlus product utilizes A:	the and Quick Charge are trademarks or registered trademarks of Qualcomm Incorporated. Im- rteris network on chip
	interconnect technology, and/or a derivative thereof, (collectively, the "Arteris exchanging messages:		

Case 2:22-cv-00481-JRG Document 1-41 Filed 12/19/22 Page 5 of 57 PageID #: 2003

U.S. Patent No. 7,769,893 (Goossens)


'9893 Patent Claim	OnePlus Product Including Snapdragon System on Chip ¹
	Qualcomm
	Arteris-developed NoC technology is the backbone of Snapdragon application processors & LTE modems, Atheros wireless connectivity SoCs, and CSR IoT products.
	https://web.archive.org/web/20210514110614/https://www.arteris.com/customers


Case 2:22-cv-00481-JRG Document 1-41 Filed 12/19/22 Page 6 of 57 PageID #: 2004

U.S. Patent No. 7,769,893 (Goossens)

'9893 Patent Claim	OnePlus Product Including Snapdragon System on Chip ¹
	Certain Arteris Technology Assets Acquired
	by Kurt Shuler , on October 31, 2013
	Arteris to continue to license, support and maintain Arteris FlexNoC® interconnect IP
	SUNNYVALE, California — October 31, 2013 — Arteris Inc., a leading innovator and supplier of silicon-proven commercial network-on-chip (NoC) interconnect IP solutions, today announced that Qualcomm Technologies, Inc. ("Qualcomm"), a subsidiary of Qualcomm Incorporated, has acquired certain technology assets from Arteris and hired personnel formerly employed by Arteris.
	66 Arteris NoC technology has been and will continue to be a key enabler for
	creating larger and more complex chips in a shorter amount of time at a
	lower cost. This acquisition of our technology assets represents a validation
	of the value of Arteris' Network-on-Chip interconnect IP technology.
	ARTERİSI
	K. Charles Janac, President and CEO, Arteris
	https://www.arteris.com/press-releases/Qualcomm-Arteris-asset-acquisition-2013_oct_31; https://www.fiercewireless.com/tech/qualcomm-acquires-arteris-noc-tech-assets-team
	The Arteris NoC exchanges messages between the plurality of modules via a network in the Snapdragon SoC included in the OnePlus product.
	For example, in the Arteris NoC, "[m]ost transactions require the following two-step transfers," including "[a] master send[ing] request packets" and "the slave return[ing] response packets":

'9893 Patent Claim	OnePlus Product Including Snapdragon System on Chip ¹
	11.3.1.1 Transaction Layer
	The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:
	A master sends request packets.
	 Then, the slave returns response packets.
	As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets
	on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.







'9893 Patent Claim	OnePlus Product Including Snapdragon System on Chip ¹
first information	indicative of a particular location within the addressed message receiving module S, such as a
indicative of a	memory, or a register address, either literally or under the doctrine of equivalents.
location of an	
addressed	For example, the Arteris NoC used in the Snapdragon SoC included in the OnePlus product uses
message receiving	Network Interface Units (NIUs), which "translate[] between third-party [OCP, AMBA AHB, APB,
module S within	and AXI protocols] and NTTP protocols" and in the Arteris NoC, "[m]ost transactions require the
the network and is	following two-step transfers," including "[a] master send[ing] request packets" and "the slave
comprised of (1) a	return[ing] response packets":
connection	
identifier	11.3.1.1 Transaction Layer
identifying two or	,
more message	The transaction layer is compatible with bus-based transaction protocols used
receiving modules	for on-chip communications. It is implemented in NIUs, which are at the
S and (2) an	boundary of the NoC, and translates between third-party and NTTP proto-
identifier of a	cols. Most transactions require the following two-step transfers:
passive network	The state of the s
interface means	 A master sends request packets.
associated with	÷ ÷
the addressed	 Then, the slave returns response packets.
message receiving	
module S, and	As shown in Figure 11.1, requests from an initiator are sent through the master
second	NIU's transmit port, Tx, to the NoC request network, where they are routed to
information	the corresponding slave NIU. Slave NIUs, upon reception of request packets
indicative of a	
particular location	
within the	
addressed	
message receiving	
module S, such as	

Case 2:22-cv-00481-JRG Document 1-41 Filed 12/19/22 Page 11 of 57 PageID #: 2009

U.S. Patent No. 7,769,893 (Goossens)

'9893 Patent Claim	OnePlus Product Including Snapdragon System on Chip ¹
a memory, or a register address,	on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.






'9893 Patent Claim	OnePlus Product Including Snapdragon System on Chip ¹
	11.3.1.2 Transport Layer
	The Arteris NTTP protocol is packet-based. Packets created by NIUs are transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes. All packets are comprised of cells: a header cell, an optional necker cell, and possibly one or more data cells (for packet definition see Figure 11.2; further descriptions of the packet can be found in the next subsection). The header and necker cells contain information relative to routing, payload size, packet type, and the packet target address. Formats for request packets and response packets are slightly different, with the key difference being the presence of an additional cell, the necker, in the request packet to provide detailed addressing information to the target.
	See Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0 , at 313. As a further example, the packets sent in the Arteris NoC are "composed of cells that are
	organized into fields, with each field carrying specific information," including "Slave address" and "Slave offset":

Case 2:22-cv-00481-JRG Document 1-41 Filed 12/19/22 Page 15 of 57 PageID #: 2013

U.S. Patent No. 7,769,893 (Goossens)

OnePlus Pro	duct Including Sna	apdragon System on Chip ¹
Field	Size	Function
Opcode	4 bits/3 bits	Packet type: 4 bits for requests, 3 bits for responses
MstAddr	User Defined	Master address
SlvAddr	User Defined	Slave address
SlvOfs	User Defined	Slave offset
Len	User Defined	Payload length
Tag	User Defined	Tag
Prs	User defined (0 to	
BE	0 or 4 bits	Byte enables
CE	1 bit	Cell error
Data	32 bits	Packet payload
Info	User Defined	Information about services supported by the NoC
Err	1 bit	Error bit
StartOfs	2 bits	Start offset
StopOfs		Stop offset
WrpSize		Wrap size
Rsv		Reserved
CtlId		
		Control identifier, for control packets only
CtlInfo		Control information, for control packets only
EvtId	User defined	Event identifier, for event packets only


U.S. Patent No. 7,769,893 (Goossens)




'9893 Patent Claim	OnePlus Product Including Snapdragon System on Chip ¹
	11.3.2.1 Initiator NIU Units
	Initiator NIU units (the architecture of the AHB initiator is given in Figure 11.4) enable connection between an AMBA-AHB master IP and the NoC. It translates AHB transactions into an equivalent NTTP packet sequence, and transports requests and responses to and from a target NIU, that is, slave IP (slave can be any of the supported protocols). The AHB-to-NTTP unit instantiates a Translation Table for address decoding. This table receives 32-bit AHB addresses from the NIU and returns the packet header and necker information that is needed to access the NTTP address space: Slave address, Slave offset, Start offset, and the coherency size (see Figure 11.2). Whenever the AHB address does not fit the predefined decoding range, the table asserts an error signal that sets the error bit of the corresponding NTTP request packet, for further error handling by the NoC. The translation table is fully user-defined at design time: it must first be completed with its own hardware parameters, then passed to the NIU.
	Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0 , at 317.
	As further example, "[f]or the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, Figure 11.2)":

'9893 Patent Claim	OnePlus Product Including Snapdragon System on Chip ¹
	11.3.2.2 Target NIU Units
	Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets (the architecture of the AHB Target NIU is given in Figure 11.5). For the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, Figure 11.2). The AHB address bus is always
	<i>Id.</i> at 318.
the method including the steps of: (a) issuing from said addressing	The Arteris NoC utilized by the Snapdragon SoC included in the OnePlus product issues from said addressing module M a message request including said first information, said second information, and data and/or connection properties to an address translation unit included as part of an active network interface module associated with said addressing module M, either literally or under the doctrine of equivalents.
module M a message request including said first information, said second information, and data and/or connection properties to an	For example, the Arteris NoC used in the Snapdragon SoC included in the OnePlus product uses Network Interface Units (NIUs), which "translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols" and in the Arteris NoC, "[m]ost transactions require the following two-step transfers," including "[a] master send[ing] request packets" and "the slave return[ing] response packets":
address	

'9893 Patent Claim	OnePlus Product Including Snapdragon System on Chip ¹		
translation unit included as part of	11.3.1.1 Transaction Layer		
an active network interface module associated with said addressing module M,	The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:		
	 A master sends request packets. 		
	 Then, the slave returns response packets. 		
	As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.		





'9893 Patent Claim	OnePlus Product Including Snapdragon System on Chip ¹
	11.3.1.2 Transport Layer
	The Arteris NTTP protocol is packet-based. Packets created by NIUs are transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes. All packets are comprised of cells: a header cell, an optional necker cell, and possibly one or more data cells (for packet definition see Figure 11.2; further descriptions of the packet can be found in the next subsection). The header and necker cells contain information relative to routing, payload size, packet type, and the packet target address. Formats for request packets and response packets are slightly different, with the key difference being the presence of an additional cell, the necker, in the request packet to provide detailed addressing information to the target.
	<i>Id.</i> at 313.
	As yet a further illustration, packets in the Arteris NoC are "delivered as words that are sent along links and "[o]ne link (represented in Figure 11.1) defines the following signals," which include "the current priority of the packet used to define preferred traffic class (or Quality of Service)" and "[f]low control":

"Integrated circuit and method for establishing transactions"

maximum cell-width (header, necker, and data cell) and the link-width. One link (represented in Figure 11.1) defines the following signals:

- Data—Data word of the width specified at design-time.
- Frm—When asserted high, indicates that a packet is being transmitted.
- **Head**—When asserted high, indicates the current word contains a packet header. When the link-width is smaller than single (SGL), the header transmission is split into several word transfers. However, the Head signal is asserted during the first transfer only.
- TailOfs—Packet tail: when asserted high, indicates that the current word contains the last packet cell. When the link-width is smaller than single (SGL), the last cell transmission is split into several word transfers. However, the Tail signal is asserted during the first transfer only.
- **Pres.**—Indicates the current priority of the packet used to define preferred traffic class (or Quality of Service). The width is fixed during the design time, allowing multiple pressure levels within the same NoC instance (bits 3–5 in Figure 11.2).
- **Vld**—Data valid: when asserted high, indicates that a word is being transmitted.
- **RxRdy**—Flow control: when asserted high, the receiver is ready to accept word. When de-asserted, the receiver is busy.

This signal set, which constitutes the Media Independent NoC Interface (MINI), is the foundation for NTTP communications.

Case 2:22-cv-00481-JRG Document 1-41 Filed 12/19/22 Page 24 of 57 PageID #: 2022

U.S. Patent No. 7,769,893 (Goossens)

'9893 Patent Claim OnePlu	ıs Product Including Snapdr	agon System on Chip¹
<i>Id.</i> at 31	13-314.	
organiz	1 1	nt in the Arteris NoC are "composed of cells that are carrying specific information," including "Pres," "Slave
Fiel	d Size	Function
Opo	code 4 bits/3 bits	Packet type: 4 bits for requests, 3 bits for responses
Mst	Addr User Defined	Master address
SlvA	Addr User Defined	Slave address
SlvC	Ofs User Defined	Slave offset
Len	User Defined	Payload length
Tag	User Defined	Tag
Prs	User defined (0 to 2)	Pressure
BE	0 or 4 bits	Byte enables
CE	1 bit	Cell error
Data	a 32 bits	Packet payload
Info	User Defined	Information about services supported by the NoC
Err	1 bit	Error bit

Case 2:22-cv-00481-JRG Document 1-41 Filed 12/19/22 Page 25 of 57 PageID #: 2023

U.S. Patent No. 7,769,893 (Goossens)

'9893 Patent Claim	OnePlus Product Including S	napdragon System on Chip ¹
	StartOfs 2 bits	Start offset
	StopOfs 2 bits	Stop offset
	WrpSize 4 bits	Wrap size
	Rsv Variable	Reserved
	CtlId 4 bits/3 bits	Control identifier, for control packets only
	CtlInfo Variable	Control information, for control packets only
	EvtId User defined	Event identifier, for event packets only
	35 29 28	25 24 15 14 5 4 3 0
	Header Info Necker Tag Err	Len Master Address Slave Address Prs Opcode Slave offset StartOfs StopOfs
	Data BE Data Byte	BE Data Byte BE Data Byte BE Data Byte
	Data BE Data Byte	BE Data Byte BE Data Byte Data Byte
	32 31 30	27 26 20 19 14 13 5 4 3 0
	Header Rsv Len	Info Tag Master Address Prs Opcode
	Data CE	Data
	Data CE	Data
	FIGURE 11.2	
	NTTP packet structure.	
	TVIII packet structure.	
	Networks-On-Chips Theory a	nd Practice, https://vdoc.pub/download/networks-on-chips-
		d-multi-core-systems-6f26qivv11f0, at 313, 314-315.
	As a further example, "[i]nitia	tor NIU unitstranslate[] AHB transactions AHB transactions into
	1 2	quence, and transports requests and responses to and from a target

'9893 Patent Claim	OnePlus Product Including Snapdragon System on Chip ¹
	NIU, that is, slave IP" and the "AHB-to-NTTP unit instantiates a Translation Table for address decoding" with the table "receiv[ing] 32-bit AHB addresses from the NIU and returns the packet header and necker information that is needed to access the NTTP address space: Slave address, Slave offset, Start offset, and the coherency size":
	11.3.2.1 Initiator NIU Units
	Initiator NIU units (the architecture of the AHB initiator is given in Figure 11.4) enable connection between an AMBA-AHB master IP and the NoC. It translates AHB transactions into an equivalent NTTP packet sequence, and transports requests and responses to and from a target NIU, that is, slave IP (slave can be any of the supported protocols). The AHB-to-NTTP unit instantiates a Translation Table for address decoding. This table receives 32-bit AHB addresses from the NIU and returns the packet header and necker information that is needed to access the NTTP address space: Slave address, Slave offset, Start offset, and the coherency size (see Figure 11.2). Whenever the AHB address does not fit the predefined decoding range, the table asserts an error signal that sets the error bit of the corresponding NTTP request packet, for further error handling by the NoC. The translation table is fully user-defined at design time: it must first be completed with its own hardware parameters, then passed to the NIU. Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0 , at 317.

'9893 Patent Claim	OnePlus Product Including Snapdragon System on Chip ¹
	As further example, "[f]or the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, Figure 11.2)":
	11.3.2.2 Target NIU Units
	Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets (the architecture of the AHB Target NIU is given in Figure 11.5). For the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, Figure 11.2). The AHB address bus is always
	<i>Id.</i> at 318.
	As a further illustration, the Arteris NoC implements Quality of Service (QoS) to "provide[] a regulation mechanism allowing specification of guarantees on some of the parameters related to the traffic"; "QoS, which includes guarantees of throughput and/or latency, is achieved by exploiting the signal pressure embedded into the NTTP packet definition" where the "pressure signal can be generated by the IP itself and is typically linked to a certain level of urgency with which the transaction will have to be completed"; and the "pressure information will be embedded in the NTTP packet at the NIU level":


Case 2:22-cv-00481-JRG Document 1-41 Filed 12/19/22 Page 28 of 57 PageID #: 2026


U.S. Patent No. 7,769,893 (Goossens)


'9893 Patent Claim	OnePlus Product Including Snapdragon System on Chip ¹
	Quality of Service (QoS). The QoS is a very important feature in the interconnect infrastructures because it provides a regulation mechanism allowing specification of guarantees on some of the parameters related to the traffic. Usually the end users are looking for guarantees on bandwidth and/or end-to-end communication latency. Different mechanisms and strategies have been proposed in the literature. For instance, in Æthereal NoC [11,24] proposed by NXP, a TDMA approach allows the specification of two traffic categories [25]: BE and GT. In the Arteris NoC, the QoS is achieved by exploiting the signal pressure embedded into the NTTP packet definition (Figures 11.1 and 11.2). The pressure


'9893 Patent Claim	OnePlus Product Including Snapdragon System on Chip ¹
	signal can be generated by the IP itself and is typically linked to a certain level of urgency with which the transaction will have to be completed. For example, we can imagine associating the generation of the pressure signal when a certain threshold has been reached in the FIFO of the corresponding IP. This pressure information will be embedded in the NTTP packet at the NIU level: packets that have pressure bits equal to zero will be considered without QoS; packets with a nonzero value of the pressure bit will indicate preferred traffic class.* Such a QoS mechanism offers immediate service to the most urgent inputs and variables, and fair service whenever there are multiple contending inputs of equal urgency (BE). Within switches, arbitration decisions favor preferred packets and allocate remaining bandwidth (after preferred packets are served) fairly to contending packets. When there are contending preferred packets at the same pressure level, arbitration decisions among them are also fair. The Arteris NoC supports the following four different traffic classes:

'9893 Patent Claim	OnePlus Product Including Snapdragon System on Chip ¹
	 Real time and low latency (RTLL)—Traffic flows that require the lowest possible latency. Sometimes it is acceptable to have brief intervals of longer latency as long as the average latency is low. Care must be taken to avoid starving other traffic flows as a side effect of pursuing low latency.
	 Guaranteed throughput (GT)—Traffic flows that must maintain their throughput over a relatively long time interval. The actual bandwidth needed can be highly variable even over long intervals. Dynamic pressure is employed for this traffic class.
	• Guaranteed bandwidth (GBW)—Traffic flows that require a guaranteed amount of bandwidth over a relatively long time interval. Over short periods, the network may lag or lead in providing this bandwidth. Bandwidth meters may be inserted onto links in the NoC to regulate these flows, using either of the two methods. If the flow is assigned high pressure, the meter asserts backpressure (flow control) to prevent the flow from exceeding a maximum bandwidth. Alternatively, the meter can modulate the flows pressure (priority) dynamically as needed to maintain an average bandwidth.
	 Best effort (BE)—Traffic flows that do not require guaranteed latency or throughput but have an expectation of fairness.











'9893 Patent Claim	OnePlus Product Including Snapdragon System on Chip ¹	
information comprising said issued message as a single address,	For example, the Arteris NoC used in the Snapdragon SoC included in the OnePlus product uses Network Interface Units (NIUs), which "translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols" and in the Arteris NoC, "[m]ost transactions require the following two-step transfers," including "[a] master send[ing] request packets" and "the slave return[ing] response packets":	
	11.3.1.1 Transaction Layer	
	The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:	
	A master sends request packets.	
	 Then, the slave returns response packets. 	
	As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets	

Case 2:22-cv-00481-JRG Document 1-41 Filed 12/19/22 Page 36 of 57 PageID #: 2034

U.S. Patent No. 7,769,893 (Goossens)

'9893 Patent Claim	OnePlus Product Including Snapdragon System on Chip ¹
	on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.






'9893 Patent Claim	OnePlus Product Including Snapdragon System on Chip ¹
	11.3.1.2 Transport Layer
	The Arteris NTTP protocol is packet-based. Packets created by NIUs are transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes. All packets are comprised of cells: a header cell, an optional necker cell, and possibly one or more data cells (for packet definition see Figure 11.2; further descriptions of the packet can be found in the next subsection). The header and necker cells contain information relative to routing, payload size, packet type, and the packet target address. Formats for request packets and response packets are slightly different, with the key difference being the presence of an additional cell, the necker, in the request packet to provide detailed addressing information to the target.
	<i>Id.</i> at 313.
	As a further example, the packets sent in the Arteris NoC are "composed of cells that are organized into fields, with each field carrying specific information," including "Pres," "Slave address" and "Slave offset":

Case 2:22-cv-00481-JRG Document 1-41 Filed 12/19/22 Page 40 of 57 PageID #: 2038

U.S. Patent No. 7,769,893 (Goossens)

OnePlus Pro	duct Including Sn	apdragon System on Chip ¹
Field	Size	Function
Opcode	4 bits/3 bits	Packet type: 4 bits for requests, 3 bits for response
MstAddr	User Defined	Master address
SlvAddr	User Defined	Slave address
SlvOfs	User Defined	Slave offset
Len	User Defined	Payload length
Tag	User Defined	Tag
Prs	User defined (0 t	
BE	0 or 4 bits	Byte enables
CE	1 bit	Cell error
Data	32 bits	Packet payload
Info	User Defined	Information about services supported by the NoC
Err	1 bit	Error bit
StartOfs	2 bits	Start offset
StopOfs		Stop offset
WrpSize		Wrap size
Rsv CtlId CtlInfo		Reserved
		Control identifier, for control packets only
		Control information, for control packets only
EvtId	User defined	Event identifier, for event packets only

U.S. Patent No. 7,769,893 (Goossens)




'9893 Patent Claim	OnePlus Product Including Snapdragon System on Chip ¹
	11.3.2.1 Initiator NIU Units
	Initiator NIU units (the architecture of the AHB initiator is given in Figure 11.4) enable connection between an AMBA-AHB master IP and the NoC. It translates AHB transactions into an equivalent NTTP packet sequence, and transports requests and responses to and from a target NIU, that is, slave IP (slave can be any of the supported protocols). The AHB-to-NTTP unit instantiates a Translation Table for address decoding. This table receives 32-bit AHB addresses from the NIU and returns the packet header and necker information that is needed to access the NTTP address space: Slave address, Slave offset, Start offset, and the coherency size (see Figure 11.2). Whenever the AHB address does not fit the predefined decoding range, the table asserts an error signal that sets the error bit of the corresponding NTTP request packet, for further error handling by the NoC. The translation table is fully user-defined at design time: it must first be completed with its own hardware parameters, then passed to the NIU.
	Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0 , at 317.
(c) determining, at said address translation unit, which message receiving module	The Arteris NoC utilized by the Snapdragon SoC included in the OnePlus product determines, at said address translation unit, which message receiving module S is being addressed in said message request issued from said addressing module M based on said single address, either literally or under the doctrine of equivalents.
S is being addressed in said	For example, the Arteris NoC used by the Snapdragon SoC included in the OnePlus product uses Network Interface Units (NIUs), which "translate[] between third-party [OCP, AMBA AHB, APB,

'9893 Patent Claim	OnePlus Product Including Snapdragon System on Chip ¹
message request issued from said addressing module M based	and AXI protocols] and NTTP protocols" and in the Arteris NoC, "[m]ost transactions require the following two-step transfers," including "[a] master send[ing] request packets" and "the slave return[ing] response packets":
on said single	11.3.1.1 Transaction Layer
address, and	The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers: • A master sends request packets.
	 Then, the slave returns response packets.
	As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets

Case 2:22-cv-00481-JRG Document 1-41 Filed 12/19/22 Page 44 of 57 PageID #: 2042

U.S. Patent No. 7,769,893 (Goossens)

'9893 Patent Claim	OnePlus Product Including Snapdragon System on Chip ¹
	on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.




'9893 Patent Claim	OnePlus Product Including Snapdragon System on Chip ¹
	11.3.1.2 Transport Layer
	The Arteris NTTP protocol is packet-based. Packets created by NIUs are transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes. All packets are comprised of cells: a header cell, an optional necker cell, and possibly one or more data cells (for packet definition see Figure 11.2; further descriptions of the packet can be found in the next subsection). The header and necker cells contain information relative to routing, payload size, packet type, and the packet target address. Formats for request packets and response packets are slightly different, with the key difference being the presence of an additional cell, the necker, in the request packet to provide detailed addressing information to the target.
	<i>Id.</i> at 313.
	As a further example, the packets sent in the Arteris NoC are "composed of cells that are organized into fields, with each field carrying specific information," including "Slave address" and "Slave offset":

Case 2:22-cv-00481-JRG Document 1-41 Filed 12/19/22 Page 47 of 57 PageID #: 2045

U.S. Patent No. 7,769,893 (Goossens)

OnePlus Pro	duct Including Sna	apdragon System on Chip ¹
Field	Size	Function
Opcode	4 bits/3 bits	Packet type: 4 bits for requests, 3 bits for responses
MstAddr	User Defined	Master address
SlvAddr	User Defined	Slave address
SlvOfs	User Defined	Slave offset
Len	User Defined	Payload length
Tag	User Defined	Tag
Prs	User defined (0 to	
BE	0 or 4 bits	Byte enables
CE	1 bit	Cell error
Data	32 bits	Packet payload
Info	User Defined	Information about services supported by the NoC
Err	1 bit	Error bit
StartOfs	2 bits	Start offset
StopOfs WrpSize Rsv		Stop offset
		Wrap size
		Reserved
CtlId		
		Control identifier, for control packets only
CtlInfo		Control information, for control packets only
EvtId	User defined	Event identifier, for event packets only


U.S. Patent No. 7,769,893 (Goossens)



'9893 Patent Claim	OnePlus Product Including Snapdragon System on Chip ¹
	11.3.2.1 Initiator NIU Units
	Initiator NIU units (the architecture of the AHB initiator is given in Figure 11.4) enable connection between an AMBA-AHB master IP and the NoC. It translates AHB transactions into an equivalent NTTP packet sequence, and transports requests and responses to and from a target NIU, that is, slave IP (slave can be any of the supported protocols). The AHB-to-NTTP unit instantiates a Translation Table for address decoding. This table receives 32-bit AHB addresses from the NIU and returns the packet header and necker information that is needed to access the NTTP address space: Slave address, Slave offset, Start offset, and the coherency size (see Figure 11.2). Whenever the AHB address does not fit the predefined decoding range, the table asserts an error signal that sets the error bit of the corresponding NTTP request packet, for further error handling by the NoC. The translation table is fully user-defined at design time: it must first be completed with its own hardware parameters, then passed to the NIU.
	Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0 , at 317.
	As further example, "[f]or the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, Figure 11.2)":

'9893 Patent Claim	OnePlus Product Including Snapdragon System on Chip ¹
	11.3.2.2 Target NIU Units Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets (the architecture of the AHB Target NIU is given in Figure 11.5). For the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, Figure 11.2). The AHB address bus is always
	<i>Id.</i> at 318.
(d) further determining, at said address translation unit, the particular	The Arteris NoC utilized by the Snapdragon SoC included in the OnePlus product further determines, at said address translation unit, the particular location within the addressed message receiving module S based on said single address, either literally or under the doctrine of equivalents.
location within the addressed message receiving module S based on said single address.	For example, the Arteris NoC uses Network Interface Units (NIUs), which "translate[] between third-party [OCP, AMBA AHB, APB, and AXI protocols] and NTTP protocols" and in the Arteris NoC, "[m]ost transactions require the following two-step transfers," including "[a] master send[ing] request packets" and "the slave return[ing] response packets":

'9893 Patent Claim	OnePlus Product Including Snapdragon System on Chip ¹
	11.3.1.1 Transaction Layer
	The transaction layer is compatible with bus-based transaction protocols used for on-chip communications. It is implemented in NIUs, which are at the boundary of the NoC, and translates between third-party and NTTP protocols. Most transactions require the following two-step transfers:
	A master sends request packets.
	 Then, the slave returns response packets.
	As shown in Figure 11.1, requests from an initiator are sent through the master NIU's transmit port, Tx, to the NoC request network, where they are routed to the corresponding slave NIU. Slave NIUs, upon reception of request packets
	on their receive ports, Rx, translate requests so that they comply with the protocol used by the target third-party IP node. When the target node responds, returning responses are again converted by the slave NIU into appropriate response packets, then delivered through the slave NIU's Tx port to the response network. The network then routes the response packets to the requesting master NIU, which forwards them to the initiator. At the transaction level, NIUs enable multiple protocols to coexist within the same NoC. From the point of view of the NTTP modules, different third-party protocols are just packets moving back and forth across the network.




'9893 Patent Claim	OnePlus Product Including Snapdragon System on Chip ¹
	11.3.1.2 Transport Layer
	The Arteris NTTP protocol is packet-based. Packets created by NIUs are transported to other parts of the NoC to accomplish the transactions that are required by foreign IP nodes. All packets are comprised of cells: a header cell, an optional necker cell, and possibly one or more data cells (for packet definition see Figure 11.2; further descriptions of the packet can be found in the next subsection). The header and necker cells contain information relative to routing, payload size, packet type, and the packet target address. Formats for request packets and response packets are slightly different, with the key difference being the presence of an additional cell, the necker, in the request packet to provide detailed addressing information to the target. Id. at 313.
	As a further example, the packets sent in the Arteris NoC are "composed of cells that are organized into fields, with each field carrying specific information," including "Slave address" and "Slave offset":

Case 2:22-cv-00481-JRG Document 1-41 Filed 12/19/22 Page 54 of 57 PageID #: 2052

U.S. Patent No. 7,769,893 (Goossens)

OnePlus Pro	duct Including Sna	apdragon System on Chip ¹
Field	Size	Function
Opcode	4 bits/3 bits	Packet type: 4 bits for requests, 3 bits for responses
MstAddr	User Defined	Master address
SlvAddr	User Defined	Slave address
SlvOfs	User Defined	Slave offset
Len	User Defined	Payload length
Tag	User Defined	Tag
Prs	User defined (0 to	
BE	0 or 4 bits	Byte enables
CE	1 bit	Cell error
Data	32 bits	Packet payload
Info	User Defined	Information about services supported by the NoC
Err	1 bit	Error bit
StartOfs	2 bits	Start offset
StopOfs WrpSize Rsv		Stop offset
		Wrap size
		Reserved
CtlId		
		Control identifier, for control packets only
CtlInfo		Control information, for control packets only
EvtId	User defined	Event identifier, for event packets only



'9893 Patent Claim	OnePlus Product Including Snapdragon System on Chip ¹
	11.3.2.1 Initiator NIU Units
	Initiator NIU units (the architecture of the AHB initiator is given in Figure 11.4) enable connection between an AMBA-AHB master IP and the NoC. It translates AHB transactions into an equivalent NTTP packet sequence, and transports requests and responses to and from a target NIU, that is, slave IP (slave can be any of the supported protocols). The AHB-to-NTTP unit instantiates a Translation Table for address decoding. This table receives 32-bit AHB addresses from the NIU and returns the packet header and necker information that is needed to access the NTTP address space: Slave address, Slave offset, Start offset, and the coherency size (see Figure 11.2). Whenever the AHB address does not fit the predefined decoding range, the table asserts an error signal that sets the error bit of the corresponding NTTP request packet, for further error handling by the NoC. The translation table is fully user-defined at design time: it must first be completed with its own hardware parameters, then passed to the NIU.
	Networks-On-Chips Theory and Practice, https://vdoc.pub/download/networks-on-chips-theory-and-practice-embedded-multi-core-systems-6f26qivv11f0 , at 317.
	As further example, "[f]or the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, Figure 11.2)":

'9893 Patent Claim	OnePlus Product Including Snapdragon System on Chip ¹
	11.3.2.2 Target NIU Units
	Target NIU units enable connection of a slave IP to the NoC by translating NTTP packet sequences into equivalent packet transactions, and transporting requests and responses to and from targets (the architecture of the AHB Target NIU is given in Figure 11.5). For the AHB target NIU, the AHB address space is mapped from the NTTP address space using the slave offset, the start/stop offset, and the slave address fields, when applicable (from the header of the request packet, Figure 11.2). The AHB address bus is always
	<i>Id.</i> at 318.